257 lines
3.6 KiB
NASM
257 lines
3.6 KiB
NASM
ORT r5=0x12
|
|
CMV r0=r0 if r0
|
|
CMV r0=r0 if r0
|
|
CMV r0=r0 if r0
|
|
CMV r0=r0 if r0
|
|
CMV r0=r0 if r0
|
|
CMV r0=r0 if r0
|
|
CMV r0=r0 if r0
|
|
ORT r0=0x100
|
|
ORT r2=0x7
|
|
ORT r3=0x1ffffff
|
|
ADD r4=r3+r7
|
|
NAD r3=r1 nand r3
|
|
NAD r3=r3 nand r3
|
|
DIV r1=r1/r4
|
|
NAD r1=r2 nand r1
|
|
NAD r1=r1 nand r1
|
|
AMD r6[r1]=r3
|
|
IDX r1=r6[r0]
|
|
ORT r7=0x1
|
|
ADD r0=r7+r0
|
|
ORT r3=0xff
|
|
IDX r3=r6[r3]
|
|
DIV r3=r1/r3
|
|
ORT r4=0x1c
|
|
ADD r4=r4+r3
|
|
IDX r4=r6[r4]
|
|
LOD r6@r4
|
|
CMV r0=r5 if r2
|
|
CMV r0=r7 if r1
|
|
CMV r1=r3 if r2
|
|
CMV r1=r7 if r3
|
|
CMV r2=r1 if r1
|
|
CMV r2=r2 if r7
|
|
CMV r2=r4 if r5
|
|
CMV r2=r6 if r3
|
|
CMV r2=r6 if r4
|
|
CMV r3=r0 if r0
|
|
CMV r3=r0 if r5
|
|
CMV r3=r1 if r2
|
|
CMV r3=r1 if r7
|
|
CMV r0=r1 if r2
|
|
ORT r7=0x8
|
|
DIV r4=r1/r7
|
|
DIV r3=r4/r7
|
|
NAD r4=r4 nand r2
|
|
NAD r4=r4 nand r4
|
|
NAD r3=r3 nand r2
|
|
NAD r3=r3 nand r3
|
|
NAD r7=r1 nand r2
|
|
NAD r7=r7 nand r7
|
|
IDX r7=r6[r7]
|
|
IDX r1=r6[r3]
|
|
IDX r4=r6[r4]
|
|
CMV r1=r4 if r7
|
|
AMD r6[r3]=r1
|
|
LOD r6@r5
|
|
ORT r3=0x8
|
|
DIV r3=r1/r3
|
|
NAD r3=r2 nand r3
|
|
NAD r3=r3 nand r3
|
|
IDX r3=r6[r3]
|
|
ORT r4=0x4e
|
|
ORT r7=0x42
|
|
CMV r7=r4 if r3
|
|
LOD r6@r7
|
|
NAD r3=r1 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r3=r6[r3]
|
|
ORT r7=0x100
|
|
ADD r3=r7+r3
|
|
IDX r3=r6[r3]
|
|
ORT r4=0x40
|
|
DIV r4=r1/r4
|
|
NAD r4=r2 nand r4
|
|
NAD r4=r4 nand r4
|
|
AMD r6[r4]=r3
|
|
LOD r6@r5
|
|
NAD r4=r1 nand r2
|
|
NAD r4=r4 nand r4
|
|
IDX r4=r6[r4]
|
|
ORT r7=0x1
|
|
ADD r4=r7+r4
|
|
IDX r3=r3[r4]
|
|
ORT r4=0x40
|
|
DIV r4=r1/r4
|
|
NAD r4=r2 nand r4
|
|
NAD r4=r4 nand r4
|
|
AMD r6[r4]=r3
|
|
LOD r6@r5
|
|
ORT r3=0x40
|
|
DIV r3=r1/r3
|
|
NAD r3=r2 nand r3
|
|
NAD r3=r3 nand r3
|
|
IDX r3=r6[r3]
|
|
ORT r4=0x6f
|
|
ORT r7=0x63
|
|
CMV r7=r4 if r3
|
|
LOD r6@r7
|
|
NAD r3=r1 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r3=r6[r3]
|
|
ORT r4=0x8
|
|
DIV r4=r1/r4
|
|
NAD r4=r2 nand r4
|
|
NAD r4=r4 nand r4
|
|
IDX r4=r6[r4]
|
|
ORT r7=0x100
|
|
ADD r4=r7+r4
|
|
AMD r6[r4]=r3
|
|
LOD r6@r5
|
|
ORT r4=0x8
|
|
DIV r4=r1/r4
|
|
NAD r4=r2 nand r4
|
|
NAD r4=r4 nand r4
|
|
IDX r4=r6[r4]
|
|
ORT r7=0x1
|
|
ADD r4=r7+r4
|
|
NAD r7=r1 nand r2
|
|
NAD r7=r7 nand r7
|
|
IDX r7=r6[r7]
|
|
AMD r3[r4]=r7
|
|
LOD r6@r5
|
|
ORT r7=0x8
|
|
DIV r4=r1/r7
|
|
DIV r3=r4/r7
|
|
NAD r4=r4 nand r2
|
|
NAD r4=r4 nand r4
|
|
NAD r3=r3 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r4=r6[r4]
|
|
NAD r7=r1 nand r2
|
|
NAD r7=r7 nand r7
|
|
IDX r7=r6[r7]
|
|
ADD r4=r4+r7
|
|
AMD r6[r3]=r4
|
|
LOD r6@r5
|
|
ORT r7=0x8
|
|
DIV r4=r1/r7
|
|
DIV r3=r4/r7
|
|
NAD r4=r4 nand r2
|
|
NAD r4=r4 nand r4
|
|
NAD r3=r3 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r4=r6[r4]
|
|
NAD r7=r1 nand r2
|
|
NAD r7=r7 nand r7
|
|
IDX r7=r6[r7]
|
|
MUL r4=r4*r7
|
|
AMD r6[r3]=r4
|
|
LOD r6@r5
|
|
ORT r7=0x8
|
|
DIV r4=r1/r7
|
|
DIV r3=r4/r7
|
|
NAD r4=r4 nand r2
|
|
NAD r4=r4 nand r4
|
|
NAD r3=r3 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r4=r6[r4]
|
|
NAD r7=r1 nand r2
|
|
NAD r7=r7 nand r7
|
|
IDX r7=r6[r7]
|
|
DIV r4=r4/r7
|
|
AMD r6[r3]=r4
|
|
LOD r6@r5
|
|
ORT r7=0x8
|
|
DIV r4=r1/r7
|
|
DIV r3=r4/r7
|
|
NAD r4=r4 nand r2
|
|
NAD r4=r4 nand r4
|
|
NAD r3=r3 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r4=r6[r4]
|
|
NAD r7=r1 nand r2
|
|
NAD r7=r7 nand r7
|
|
IDX r7=r6[r7]
|
|
NAD r4=r4 nand r7
|
|
AMD r6[r3]=r4
|
|
LOD r6@r5
|
|
HLT
|
|
NAD r3=r1 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r3=r6[r3]
|
|
ADD r7=r7+r3
|
|
ALC r4 r7
|
|
AMD r4[r6]=r3
|
|
ORT r3=0x8
|
|
DIV r3=r1/r3
|
|
NAD r3=r2 nand r3
|
|
NAD r3=r3 nand r3
|
|
AMD r6[r3]=r4
|
|
LOD r6@r5
|
|
NAD r3=r1 nand r2
|
|
NAD r3=r3 nand r3
|
|
IDX r3=r6[r3]
|
|
ABN r3
|
|
LOD r6@r5
|
|
NAD r4=r1 nand r2
|
|
NAD r4=r4 nand r4
|
|
IDX r4=r6[r4]
|
|
OUT r4
|
|
LOD r6@r5
|
|
INP r4
|
|
NAD r3=r1 nand r2
|
|
NAD r3=r3 nand r3
|
|
AMD r6[r3]=r4
|
|
LOD r6@r5
|
|
ORT r4=0x8
|
|
DIV r4=r1/r4
|
|
NAD r4=r2 nand r4
|
|
NAD r4=r4 nand r4
|
|
IDX r4=r6[r4]
|
|
ORT r0=0xde
|
|
ORT r3=0xd8
|
|
CMV r3=r0 if r4
|
|
LOD r6@r3
|
|
NAD r0=r1 nand r2
|
|
NAD r0=r0 nand r0
|
|
IDX r0=r6[r0]
|
|
ORT r7=0x100
|
|
ADD r0=r0+r7
|
|
LOD r6@r5
|
|
ORT r2=0x100
|
|
IDX r5=r4[r6]
|
|
ADD r3=r5+r2
|
|
ALC r3 r3
|
|
ORT r0=0xec
|
|
ORT r7=0xe6
|
|
CMV r0=r7 if r2
|
|
LOD r6@r0
|
|
NAD r7=r6 nand r6
|
|
ADD r2=r7+r2
|
|
IDX r0=r6[r2]
|
|
AMD r3[r2]=r0
|
|
ORT r0=0xe2
|
|
LOD r6@r0
|
|
ORT r0=0xf8
|
|
ORT r2=0xf0
|
|
CMV r0=r2 if r5
|
|
LOD r6@r0
|
|
IDX r0=r4[r5]
|
|
NAD r7=r6 nand r6
|
|
ADD r5=r7+r5
|
|
ORT r7=0x100
|
|
ADD r7=r5+r7
|
|
AMD r3[r7]=r0
|
|
ORT r0=0xec
|
|
LOD r6@r0
|
|
ORT r2=0x7
|
|
NAD r0=r1 nand r2
|
|
NAD r0=r0 nand r0
|
|
IDX r0=r6[r0]
|
|
ADD r0=r0+r7
|
|
ORT r5=0x12
|
|
LOD r3@r5
|
|
IDX r0=r0[r0]
|